🤖 AI Summary
To address hallucination and omission issues in large language models (LLMs) when performing reversible transformations for hardware logic design, this paper proposes a bidirectional reversible mapping–based LLM verification framework. The method jointly performs forward synthesis (from logic truth tables to HDL code) and backward reconstruction (from HDL back to truth tables), enabling automated error detection and correction via formal logical equivalence checking. It requires no human annotation, supports multi-model collaboration, and ensures lossless semantic fidelity—marking the first explicit integration of reversibility constraints into LLM-driven hardware generation pipelines. Evaluated on a network-on-chip router case study, the framework successfully generated and precisely reconstructed multi-hundred-line HDL implementations. Beyond accelerating development, it proactively identified and resolved logical inconsistencies in the original design specifications.
📝 Abstract
We show for invertible problems that transform data from a source domain (for example, Logic Condition Tables (LCTs)) to a destination domain (for example, Hardware Description Language (HDL) code), an approach of using Large Language Models (LLMs) as a lossless encoder from source to destination followed by as a lossless decoder back to the source, comparable to lossless compression in information theory, can mitigate most of the LLM drawbacks of hallucinations and omissions. Specifically, using LCTs as inputs, we generate the full HDL for a two-dimensional network-on-chip router (13 units, 1500-2000 lines of code) using seven different LLMs, reconstruct the LCTs from the auto-generated HDL, and compare the original and reconstructed LCTs. This approach yields significant productivity improvements, not only confirming correctly generated LLM logic and detecting incorrectly generated LLM logic but also assisting developers in finding design specification errors.