Technology Category
Machine Learning: Hardware-aware MLIntelligent Robots: Multimodal Perception & Sensor FusionConstraint Satisfaction and Optimization: Distributed CSP/Optimization
Integrated AHB to APB Bridge Using Raspberry Pi and Artix-7 FPGA
🤖 AI Summary
To address heterogeneous communication between high-performance AHB buses and low-power APB peripherals in SoC designs, this paper proposes and implements a robust AHB-to-APB bridge. The bridge supports cross-clock-domain synchronization, lossless conversion of AHB burst transfers into single-cycle APB operations, and end-to-end flow control management. Innovatively, we construct the first soft–hard co-verification platform integrating a Raspberry Pi with an Artix-7 FPGA, complemented by a comprehensive custom testbench. Experimental results demonstrate zero packet loss, stable end-to-end latency of 1–3 APB clock cycles, full functional compatibility with all AHB burst read/write and APB single-access transaction scenarios, and minimal resource utilization—only 8% of LUTs and 2% of BRAMs. The design achieves high efficiency, scalability, and strong portability across FPGA platforms.
Technology Category
Application Category
📝 Abstract
This project focuses on the design and implementation of an AHB to APB Bridge for efficient communication in System-on-Chip (SoC) architectures. The Advanced High-performance Bus (AHB) is used for high-speed operations, typically connecting processors and memory, while the Advanced Peripheral Bus (APB) is optimized for low-power, low-speed peripheral devices. The AHB to APB Bridge serves as an interface that converts complex, high-speed AHB transactions into simpler, single-cycle APB transactions, enabling seamless data transfer between fast components and slower peripherals. The bridge manages clock domain synchronization, transaction conversion, and flow control, ensuring compatibility between AHB's burst transfers and APB's non-pipelined protocol. Implemented in Verilog and simulated on FPGA using Xilinx Vivado, this bridge design provides a robust solution for integrating high-performance and low-power components within a single SoC. This project also evaluates the bridge's functionality and performance through testbenches covering various operational scenarios, validating its efficiency in handling diverse system requirements.
Problem
Research questions and friction points this paper is trying to address.
AHB
APB
Communication
Innovation
Methods, ideas, or system contributions that make the work stand out.
Raspberry Pi
Artix-7 FPGA
AHB-APB Bridge
🔎 Similar Papers
No similar papers found.
