🤖 AI Summary
This study addresses the “memory wall” bottleneck in conventional computing architectures by systematically evaluating memristor-based in-memory computing logic technologies. It presents the first comprehensive comparison of stateful and stateless logic paradigms from the perspective of device-level reliability, encompassing mainstream non-volatile memory devices such as resistive random-access memory (RRAM), phase-change memory (PCM), and magnetoresistive random-access memory (MRAM). Combining experimental characterization with simulation, the work establishes a representative device stack and a comparative framework for key performance parameters, thereby clarifying critical reliability challenges and deriving design guidelines for scalable in-memory computing systems. These insights offer a practical optimization pathway and informed technology selection criteria for developing commercially viable compute-in-memory architectures.
📝 Abstract
As data‐intensive applications increasingly strain conventional computing systems, processing‐in‐memory (PIM) has emerged as a promising paradigm to alleviate the memory wall by minimizing data transfer between memory and processing units. This review presents the recent advances in both stateful and non‐stateful logic techniques for PIM, focusing on emerging nonvolatile memory technologies such as resistive random‐access memory (RRAM), phase‐change memory (PCM), and magnetoresistive random‐access memory (MRAM). Both experimentally demonstrated and simulated logic designs are critically examined, highlighting key challenges in reliability and the role of device‐level optimization in enabling scalable and commercial viable PIM systems. The review begins with an overview of relevant logic families, memristive device types, and associated reliability metrics. Each logic family is then explored in terms of how it capitalizes on distinct device properties to implement logic techniques. A comparative table of representative device stacks and performance parameters illustrates trade‐offs and quality indicators. Through this comprehensive analysis, the development of optimized, robust memristive devices for next‐generation PIM applications is supported.