Problem
Research questions and friction points this paper is trying to address.
standard-cell library
VLSI education
open-source PDK
digital design
An Open-Source Standard-Cell Library for IHP 130nm Developed by Students
🤖 AI Summary
This work addresses the pedagogical gap in standard cell library design and characterization within digital VLSI curricula. Building upon the ETH Zurich course framework, the project employs the IHP SG13G2 130nm open-source process to enable students to lead the end-to-end development of the EZ130 eight-track standard cell library. It encompasses a fully automated flow spanning transistor-level design, layout implementation, and timing and area characterization, with all deliverables released as open source. Experimental results demonstrate that, compared to a baseline library, the proposed library achieves a 35% reduction in area and a 39% decrease in energy consumption while maintaining equivalent performance. Furthermore, it has been successfully adopted by other related courses.
📝 Abstract
Standard-cell libraries form the critical interface between transistor-level circuit design and automated digital design flows, yet their design and characterization are rarely covered in depth in digital VLSI courses. This paper presents VLSI 5, a graduate-level course at ETH Zurich in which students design, lay out, characterize, and integrate their own standard cells using IHP's open-source 130nm SG13G2 process design kit. In the first course offering, 19 students developed EZ130 8T, an open-source eight-track standard-cell library comprising 220 cells. We evaluate successive library versions using eight synthesis benchmarks, across which EZ130 8T achieves significant area reduction compared to the SG13G2 library at competitive timing. For a postlayout 8x8 matrix-vector multiplier, EZ130 8T reduces cell area by 35% and energy by 39% while maintaining virtually the same clock period. The library has already been adopted in other ETH Zurich VLSI courses, enabling the creation of chips entirely designed by students down to the transistor level.
Innovation
Methods, ideas, or system contributions that make the work stand out.
Standard-Cell Library
Open-Source PDK
VLSI Design
130nm Process
Area and Energy Optimization
🔎 Similar Papers
No similar papers found.
