Scholar
Subroto Kumer Deb Nath
Google Scholar ID: 3E3QhgkAAAAJ
Electrical and Software Engineering Department, University of Calgary
Hardware Security
Embedded Systems
FPGA
Static Analysis of RTL Design
Hardware Security Assets
Follow
Google Scholar
↗
Citations & Impact
All-time
Citations
2
H-index
1
i10-index
0
Publications
5
Co-authors
0
Publications
1 items
Toward Automated Potential Primary Asset Identification in Verilog Designs
2025
Cited
0
