Scholar
Paresh Baidya
Google Scholar ID: JgT5NIEAAAAJ
Assistant Professor at Computer science and Engineering Dept,SOA deemed to be University
lattice based cryptography
Post quantum cryptography
Follow
Google Scholar
↗
Citations & Impact
All-time
Citations
60
H-index
4
i10-index
1
Publications
13
Co-authors
3
list available
Contact
No contact links provided.
Publications
2 items
Error Detection Schemes for Barrett Reduction of CT-BU on FPGA in Post Quantum Cryptography
2025
Cited
0
Lightweight Fault Detection Architecture for NTT on FPGA
2025
Cited
0
Resume (English only)
Co-authors
3 total
Rourab Paul
Shiv Nadar University Chennai
Co-author 2
Sumit Kumar Debnath
NIT Jamshedpur
×
Welcome back
Sign in to Agora
Welcome back! Please sign in to continue.
Email address
Password
Forgot password?
Continue
Do not have an account?
Sign up