Scholar
Sitao Huang
Google Scholar ID: KduOKeMAAAAJ
Assistant Professor of EECS, University of California Irvine
Hardware Acceleration
High-Level Synthesis
FPGA
Parallel Computing
GPU
Follow
Homepage
↗
Google Scholar
↗
Citations & Impact
All-time
Citations
1,126
H-index
17
i10-index
22
Publications
20
Co-authors
18
list available
Contact
Email
webmaster@sitaohuang.com
Publications
19 items
RaReCache: Bridging the Gap in Cross-Model KV Cache Reuse via Rank disagreement-based Selective Recomputation
2026
Cited
0
Structure-augmented LLMs for High-Level Synthesis Pragma Optimization
2026
Cited
0
EdgeDAE: Acceleration of Diffusion Action Experts for Real-Time Physical AI with Tiny VLAs on Edge FPGA-GPU Systems
2026
Cited
0
Bern2Edge: A Neurosymbolic Compiler for Edge Deployment via Bernstein Polynomial Networks
2026
Cited
0
LowRank-SSM: Hardware-Software Co-Design for Rank-Reduced Mamba Acceleration on FPGA
2026
Cited
0
MOSAIC: Efficient Mixture-of-Agent Scheduling via Adaptive Aggregation and Inference Concurrency
2026
Cited
0
PD-Swap: Prefill-Decode Logic Swapping for End-to-End LLM Inference on Edge FPGAs via Dynamic Partial Reconfiguration
2025
Cited
0
TeLLMe v2: An Efficient End-to-End Ternary LLM Prefill and Decode Accelerator with Table-Lookup Matmul on Edge FPGAs
2025
Cited
0
Load more
Co-authors
16 total
Wen-mei W. Hwu
Senior Distinguished Research Scientist, NVIDIA; Professor and Sanders-AMD Chair of Electrical and
Deming Chen
Abel Bliss Professor. University of Illinois at Urbana-Champaign
Jinjun Xiong
University at Buffalo
Kun Wu
University of Illinois at Urbana-Champaign
Mert Hidayetoğlu
Postdoctoral Scholar, Stanford University
Cong (Callie) Hao
Georgia Institute of Technology
Izzat El Hajj
American University of Beirut
Xiaofan Zhang
Google, UIUC
