Browse publications on Google Scholar (top-right) ↗
Resume (English only)
Academic Achievements
Development of Self-adaptive Neural Network-based Side Channel Analysis
SPARTACUS: Secure, Private, and Tamper Resistant Technologies for AI Chips made in U.S.
Revisiting the IEEE P1735 Standard for In-house Semiconductor IP Protection
POSE: Phase I: An Open-Source Approach to Measure and Analyze Embedded Systems Security
ECHT: Electromagnetic and Thermal Testing for Hardware Verification
Hardware Based Reference Signatures
ERI: Foundations of Machine Learning for Side-channel Analysis
MRI: Acquisition of High-Resolution Photon Emission/Laser Fault Injection Microscope with High-Performance Computers for Failure Analysis and Security Assessment of Electronic Systems
Massachusetts Technology Collaborative: Toward a Globally Competitive Electronics Workforce Endowed with Next Generation CyberSecurity Technologies
Semiconductor Research Corporation: IP Protection through Secure and Private Function Evaluation
Research Experience
Serves as an Assistant Professor in both Electrical and Computer Engineering and Cybersecurity at Worcester Polytechnic Institute
Background
Assistant Professor of Electrical and Computer Engineering as well as Cybersecurity at Worcester Polytechnic Institute (WPI). Her research focuses on interdisciplinary approaches covering two main angles of hardware security, namely AI and cryptography, for the design and evaluation of security-critical hardware.
Miscellany
Actively contributes open-source tools ranging from secure ML pipelines to side-channel analysis frameworks that are freely available to the community. Believes impactful research should be transparent, reproducible, and accessible.