Scholar
Chandan Karfa
Google Scholar ID: pp-UnuoAAAAJ
Indian Institute of Technology Guwahati
EDA
ML for EDA
Formal Verification
High-level Synthesis
Hardware Security
Follow
Homepage
↗
Google Scholar
↗
Citations & Impact
All-time
Citations
505
H-index
12
i10-index
19
Publications
20
Co-authors
13
list available
Contact
No contact links provided.
Publications
3 items
Controller Datapath Aware Verification of Masked Hardware Generated via High Level Synthesis
2026
Cited
0
STRAP-ViT: Segregated Tokens with Randomized -- Transformations for Defense against Adversarial Patches in ViTs
2026
Cited
0
David vs. Goliath: Can Small Models Win Big with Agentic AI in Hardware Design?
2025
Cited
0
Resume (English only)
Co-authors
13 total
Co-author 1
Co-author 2
Co-author 3
Co-author 4
Co-author 5
Ramesh Karri కర్రి రమేష్
Professor of Electrical and Computer Engineering, New York University
Purandar Bhaduri
Professor, IIT Guwahati
Co-author 8
×
Welcome back
Sign in to Agora
Welcome back! Please sign in to continue.
Email address
Password
Forgot password?
Continue
Do not have an account?
Sign up