memristive device modeling

Constructing physics-informed device and circuit models of memristors and their array-level interactions, including variability and reliability effects, to enable mapping of logic primitives (e.g., IMPLY) and algorithms onto memristive crossbars while satisfying device, circuit, and reliability constraints.