Scholar
Davide Zoni
Google Scholar ID: cbHoEcMAAAAJ
Politecnico di Milano
Computer Architecture
Microarchitecture
Low-power
Hardware security
Follow
Homepage
↗
Google Scholar
↗
Citations & Impact
All-time
Citations
683
H-index
15
i10-index
29
Publications
20
Co-authors
13
list available
Publications
11 items
Inspector: Conversational and Lightweight Analyzer of Analog Circuit Layouts Using LLM and CNNs
2026
Cited
1
THEIA: A Multimodal Dataset and Benchmark for Vision-Language Analysis of Layout
2026
Cited
0
Toki: Profiling HBM Performance on FPGA Systems with RISC-V Soft Cores and PCIe Host DMA Traffic
2026
Cited
0
OSIRIS: Bridging Analog Circuit Design and Machine Learning with Scalable Dataset Generation
2026
Cited
0
Rhea: a Framework for Fast Design and Validation of RTL Cache-Coherent Memory Subsystems
2025
Cited
0
A Benchmarking Platform for DDR4 Memory Performance in Data-Center-Class FPGAs
2025
Cited
0
A Prototype-Based Framework to Design Scalable Heterogeneous SoCs with Fine-Grained DFS
ICCD · 2024
Cited
0
Hound: Locating Cryptographic Primitives in Desynchronized Side-Channel Traces using Deep-Learning
ICCD · 2024
Cited
1
Load more
Co-authors
5 total
Giovanni Agosta
Politecnico di Milano, Italy
Alessandro Cilardo
U. of Naples Federico II-For full details, please refer to http://wpage.unina.it/acilardo
David Atienza
Professor of Electrical and Computer Engineering, EPFL
Paolo Cremonesi
Dept. Computer Engineering, Politecnico di Milano
Marcello Farina
Assistant Professor, Politecnico di Milano
